CLAIMS

What is claimed is:

1   1.   A method, comprising:

2   generating a primary interrupt queue head and a secondary interrupt queue head,

3   the primary and secondary interrupt queue heads to represent an endpoint, the endpoint to

4   represent a transaction with at least one remote device over a serial bus, wherein execution

5   of the endpoint requires more than one frame, the frame comprising a plurality of micro-

6   frames;

7   initializing the primary and secondary interrupt queue heads; and

8   scheduling the primary and secondary interrupt queue heads, wherein the primary

9   queue head is positioned in a first frame and wherein the secondary interrupt queue head is

10   positioned in a second frame, the second frame being immediately subsequent to the first

11   frame.

1   2.   The method of claim 1, wherein the generating of the primary and secondary

2   interrupt queue heads is done when the execution of the endpoint is to begin in one of a

3   third, fourth, or fifth micro-frame in the plurality of micro-frames.

1   3.   The method of claim 1, wherein the generating of the primary and secondary

2   interrupt queue heads is done when the endpoint is scheduled at a period of 4

3   microseconds or greater.

1   4.   The method of claim 1, the initializing of the primary and secondary interrupt

2   queue heads further comprising:

3   initializing the primary interrupt queue head to do one start split; and

4   initializing the secondary interrupt queue head to do two complete splits.

1   5.   The method of claim 1, the initializing of the primary and secondary interrupt

2   queue heads further comprising:

3   initializing the primary interrupt queue head to do one start split and one complete

4   split; and

5   initializing the secondary interrupt queue head to do two complete splits.

1   6.   The method of claim 1, the initializing of the primary and secondary interrupt

2   queue heads further comprising:

3   initializing the primary interrupt queue head to do one start split and two complete

4   splits; and

5   initializing the secondary interrupt queue head to do one complete split.

1   7.   The method of claim 1, further comprising reinitializing the primary and secondary

2   interrupt queue heads.

1   8.   The method of claim 1, wherein the at least one remote device is a full-speed or

2   low-speed device.

1   9.   The method of claim 1, further comprising polling the primary and secondary

2   interrupt queue heads at one-half of their period.

1   10.   The method of claim 9, further comprising polling the secondary interrupt queue

2   head to determine the status of the secondary interrupt queue head.

1   11.   The method of claim 9, further comprising polling the primary interrupt queue

2   head to determine the status of the primary interrupt queue head.

1   12.   A machine-readable medium that provides instructions, which when executed by a

2   machine, causes the machine to perform operations, comprising:

3   generating a primary interrupt queue head and a secondary interrupt queue head,

4   the primary and secondary interrupt queue heads to represent an endpoint, the endpoint to

5   represent a transaction with at least one remote device over a serial bus, wherein execution

6   of the endpoint requires more than one frame, the frame comprising a plurality of micro-

7   frames;

8   initializing the primary and secondary interrupt queue heads; and

9   scheduling the primary and secondary interrupt queue heads, wherein the primary

10   queue head is positioned in a first frame and wherein the secondary interrupt queue head is

11   positioned in a second frame, the second frame being immediately subsequent to the first

12   frame.

1   13.   The machine-readable medium of claim 12, wherein the generating of the primary

2   and secondary interrupt queue heads is done when the execution of the endpoint is to

3   begin in one of a third, fourth, or fifth micro-frame in the plurality of micro-frames.

1   14.   The machine-readable medium of claim 12, wherein the generating of the primary

2   and secondary interrupt queue heads is done when the endpoint is scheduled at a period of

3   4 microseconds or greater.

1   15.   The machine-readable medium of claim 12, the initializing of the primary and

2   secondary interrupt queue heads further comprising:

3   initializing the primary interrupt queue head to do one start split; and

4   initializing the secondary interrupt queue head to do two complete splits.

1   16.   The machine-readable medium of claim 12, the initializing of the primary and

2   secondary interrupt queue heads further comprising:

3   initializing the primary interrupt queue head to do one start split and one complete

4   split; and

5   initializing the secondary interrupt queue head to do two complete splits.

1   17.   The machine-readable medium of claim 12, the initializing of the primary and

2   secondary interrupt queue heads further comprising:

3   initializing the primary interrupt queue head to do one start split and two complete

4   splits; and

5   initializing the secondary interrupt queue head to do one complete split.

1   18.   The machine-readable medium of claim 12, further comprising reinitializing the

2   primary and secondary interrupt queue heads.

1   19.   The machine-readable medium of claim 12, wherein the at least one remote device

2   is a full-speed or low-speed device.

1   20.   The machine-readable medium of claim 12, further comprising polling the primary

2   and secondary interrupt queue heads at one-half of their period.

1   21.   The machine-readable medium of claim 20, further comprising polling the

2   secondary interrupt queue head to determine the status of the secondary interrupt queue

3   head.

1   22.   The machine-readable medium of claim 20, further comprising polling the primary

2   interrupt queue head to determine the status of the primary interrupt queue head.

1   23.   An apparatus, comprising:

2   a high-speed serial bus;

3   a full-/low-speed serial bus;

4   a hub, comprising:

5   a transaction translator unit, coupled with the high-speed serial bus and the

6   full-/low-speed serial bus, to translate bits of data associated with an endpoint between a

7   transfer rate associated with the high-speed serial bus and a transfer rate associated with

8   the full-/low-speed serial bus;

9   a host, comprising:

10   a host controller driver unit to generate, initialize, and schedule a primary

11 interrupt queue head and a secondary interrupt queue head, the primary and secondary

12 interrupt queue heads to represent the endpoint, the endpoint representing a transaction

13 with at the least one remote device, wherein execution of the endpoint requires more than

14 one frame, the frame comprising a plurality of micro-frames;

15   a host controller unit, coupled with the high-speed serial bus and the host controller

16 driver unit, to transmit the bits of data associated with the endpoint to and receive the bits

17 of data associated with the endpoint from at least one remote device; and

18   the at least one remote device, coupled with the full-/low-speed serial bus, to

19   transmit bits of data associated with the endpoint to and receive bits of data associated

20   with the endpoint from the host controller unit.

1   24.   The apparatus of claim 23, wherein the host controller driver unit is to schedule the

2   primary and secondary interrupt queue heads such that the primary queue head is

3   positioned in a first frame and such that the secondary interrupt queue head is positioned

4   in a second frame, the second frame being immediately subsequent to the first frame.

1   25.   The apparatus of claim 23, wherein the host controller driver unit is to generate the

2   primary and secondary interrupt queue heads when the execution of the endpoint is to

3   begin in one of a third, fourth, or fifth micro-frame in the plurality of micro-frames.

1   26.   The apparatus of claim 23, the host further comprising an enhanced host controller

2   interface unit, which includes the host controller unit, the enhanced host controller

3   interface unit to provide an interface between the host controller unit and the host

4   controller driver unit.

1   27.   The apparatus of claim 23, wherein the host controller driver unit is to generate the

2   primary and secondary interrupt queue heads when the endpoint is scheduled at a period of

3   4 microseconds or greater.

1   28.   A system, comprising:

2   a high-speed signaling environment;

3   a full-/low speed signaling environment;

4   a hub, wherein the hub is located within the high-speed signaling environment and

5   the full-/low speed signaling environment, to translate bits of data associated with an

6   endpoint between a transfer rate associated with the high-speed signaling environment and

7   a transfer rate associated with the full-/low-speed signaling environment;

8   a host, located within the high-speed signaling environment, coupled with the hub,

9   to transmit bits of data associated with an endpoint to and receive bits of data associated

10   with the endpoint from at least one remote device, and to generate, initialize, and schedule

11   a primary interrupt queue head and a secondary interrupt queue head, the primary and

12 secondary interrupt queue heads to represent the endpoint, the endpoint representing a

13 transaction with at the least one remote device, wherein execution of the endpoint requires

14 more than one frame, the frame comprising a plurality of micro-frames; and

15   the at least one remote device, coupled with the hub, to transmit bits of data to and

16 receive bits of data from the host, wherein the at least one remote device is located within

17 the full-/low-speed signaling environment.

1   29.   The system of claim 28, wherein the host is to schedule the primary and secondary

2   interrupt queue heads such that the primary queue head is positioned in a first frame and

3   such that the secondary interrupt queue head is positioned in a second frame, the second

4   frame being immediately subsequent to the first frame.

1   30.   The system of claim 28, wherein the host is to generate the primary and secondary

2   interrupt queue heads when the execution of the endpoint is to begin in one of a third,

3   fourth, or fifth micro-frame in the plurality of micro-frames.